Regviz

Allwinner /D1H /UART[5] /RXDMA_WADDRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RXDMA_WADDRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Allwinner/D1H/UART[3]/RXDMA_WADDRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Description

UART RXDMA Write Address Low Register

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data